First page Back Continue Last page Graphics
Wait States
Some microprocessors provide for software controlled wait states to be inserted to bus cycles.
These are effectively no-op instructions that just take up some time and cause the microprocessor to wait during a memory transaction.
Some allow for variable wait states tailored to particular address ranges
- RAM is faster than ROM which is faster than I/O devices. typically.