First page Back Continue Last page Graphics
Bus Handshaking
Rom and RAM devices are built using gates or other technology that introduces delays.
Address and data lines must remain stable for a certain period and the read/write enable lines must be asserted for a minimum period of time.
Microprocessor controls ll of these
The proper sequence of timings is called a “Bus Cycle”