The Bubble

• Schematics use a symbol to denote inverting the logic level of a signal.

• This symbol appears as a small bubble.

• This would be a common method of denoting that the chip will be enabled when the CE line is asserted low. (Humans think of asserted as high)